REGISTER  |  SIGN IN
United States Patent7168027
Lee , ; et al.January 23, 2007
Title
Dynamic synchronization of data capture on an optical or other high speed communications link
Abstract
A method and system that dynamically adjusts link control parameters of a communications network. The communications network includes a transmitter coupled through a first data link to a receiver. The transmitter and receiver each have at least one associated link control parameter that affects the operation of that component. According to one method, data signals are transmitted over the first data link and the transmitted data signals are captured. The values of the captured data signals are compared to expected values for those signals, and the values of the link control parameters are adjusted to successfully capture the transmitted digital signals.
Inventors:Lee; Terry R. (Boise, ID), Jeddeloh; Joseph M.  (Shoreview, MN)
Assignee:Micron Technology, Inc. (Boise, ID)
Appl. No.:10/461,207
Filed:June 12, 2003
PCT Pub Date:January 28, 2007
Current U.S. Class:714/775 714/25 714/42 
Current International Class:H03M 13/00 (20060101)
Field of Search:714/775,2,5,25,42,48 340/2.27 398/6,5 711/105,167
U.S. Patent Documents
3633174January 1972Griffin
4004100January 1977Takimoto
4077016February 1978Sanders et al.
4096402June 1978Schroeder et al.
4404474September 1983Dingwall
4481625November 1984Roberts et al.
4508983April 1985Allgood et al.
4511846April 1985Nagy et al.
4514647April 1985Shoji
4524448June 1985Hullwegen
4573017February 1986Levine
4600895July 1986Landsman
4603320July 1986Farago
4638187January 1987Boler et al.
4638451January 1987Hester et al.
4687951August 1987McElroy
4697167September 1987O'Keeffe et al.
4727541February 1988Mori et al.
4740962April 1988Kish, III
4746996May 1988Furuhata et al.
4773085September 1988Cordell
4789796December 1988Foss
4791622December 1988Clay et al.
4818995April 1989Takahashi et al.
4893087January 1990Davis
4902986February 1990Lesmeister
4924516May 1990Bremer et al.
4953128August 1990Kawai et al.
4958088September 1990Farah-Bakhsh et al.
4972470November 1990Farago
4979185December 1990Bryans et al.
4984204January 1991Sato et al.
4984255January 1991Davis et al.
5020023May 1991Smith
5038115August 1991Myers et al.
5062082October 1991Choi
5075569December 1991Branson
5086500February 1992Greub
5087828February 1992Sato et al.
5113519May 1992Johnson et al.
5120990June 1992Koker
5122690June 1992Bianchi
5128560July 1992Chern et al.
5128563July 1992Hush et al.
5130565July 1992Girmay
5134311July 1992Biber et al.
5150186September 1992Pinney et al.
5165046November 1992Hesson
5168199December 1992Huffman et al.
5179298January 1993Hirano et al.
5182524January 1993Hopkins
5194765March 1993Dunlop et al.
5212601May 1993Wilson
5220208June 1993Schenck
5223755June 1993Richley
5229929July 1993Shimizu et al.
5233314August 1993McDermott et al.
5233564August 1993Ohshima et al.
5239206August 1993Yanai
5243703September 1993Farmwald et al.
5254883October 1993Horowitz et al.
5256989October 1993Parker et al.
5257294October 1993Pinto et al.
5268639December 1993Gasbarro et al.
5272729December 1993Bechade et al.
5274276December 1993Casper et al.
5276642January 1994Lee
5278460January 1994Casper
5281865January 1994Yamashita et al.
5283631February 1994Koerner et al.
5289580February 1994Latif et al.
5295164March 1994Yamamura
5304952April 1994Quiet et al.
5311481May 1994Casper et al.
5311483May 1994Takasugi
5313431May 1994Uruma et al.
5315269May 1994Fujii
5315388May 1994Shen et al.
5321368June 1994Hoelzle
5337285August 1994Ware et al.
5341405August 1994Mallard, Jr.
5347177September 1994Lipp
5347179September 1994Casper et al.
5355391October 1994Horowitz et al.
5361002November 1994Casper
5367649November 1994Cedar
5379299January 1995Schwartz
5390308February 1995Ware et al.
5400283March 1995Raad
5402389March 1995Flannagan et al.
5408640April 1995MacIntyre et al.
5410263April 1995Waizman
5416436May 1995Rainard
5416909May 1995Long et al.
5420544May 1995Ishibashi
5424687June 1995Fukuda
5428311June 1995McClure
5428317June 1995Sanchez et al.
5430408July 1995Ovens et al.
5430676July 1995Ware et al.
5432823July 1995Gasbarro et al.
5438545August 1995Sim
5440260August 1995Hayashi et al.
5440514August 1995Flannagan et al.
5444667August 1995Obara
5446696August 1995Ware et al.
5448193September 1995Baumert et al.
5451898September 1995Johnson
5457407October 1995Shu et al.
5463337October 1995Leonowich
5465076November 1995Yamauchi et al.
5473274December 1995Reilly et al.
5473575December 1995Farmwald et al.
5473639December 1995Lee et al.
5485490January 1996Leung et al.
5488321January 1996Johnson
5489864February 1996Ashuri
5497127March 1996Sauer
5497355March 1996Mills et al.
5498990March 1996Leung et al.
5500808March 1996Wang
5502672March 1996Kwon
5506814April 1996Hush et al.
5508638April 1996Cowles et al.
5513327April 1996Farmwald et al.
5515403May 1996Sloan et al.
5532714July 1996Knapp et al.
5539345July 1996Hawkins
5544124August 1996Zagar et al.
5544203August 1996Casasanta et al.
5550515August 1996Liang et al.
5550783August 1996Stephens, Jr. et al.
5552727September 1996Nakao
5555429September 1996Parkinson et al.
5557224September 1996Wright et al.
5557781September 1996Stones et al.
5563546October 1996Tsukada
5568075October 1996Curran et al.
5568077October 1996Sato et al.
5572557November 1996Aoki
5572722November 1996Vogley
5574698November 1996Raad
5576645November 1996Farwell
5577079November 1996Zenno et al.
5577236November 1996Johnson et al.
5578940November 1996Dillon et al.
5578941November 1996Sher et al.
5579326November 1996McClure
5581197December 1996Motley et al.
5589788December 1996Goto
5590073December 1996Arakawa et al.
5594690January 1997Rothenberger et al.
5614855March 1997Lee et al.
5619473April 1997Hotta
5621340April 1997Lee et al.
5621690April 1997Jungroth et al.
5621739April 1997Sine et al.
5627780May 1997Malhi
5627791May 1997Wright et al.
5631872May 1997Naritake et al.
5636163June 1997Furutani et al.
5636173June 1997Schaefer
5636174June 1997Rao
5638335June 1997Akiyama et al.
5646904July 1997Ohno et al.
5652530July 1997Ashuri
5657289August 1997Hush et al.
5657481August 1997Farmwald et al.
5663921September 1997Pascucci et al.
5666313September 1997Ichiguchi
5666322September 1997Conkle
5668763September 1997Fujioka et al.
5668774September 1997Furutani
5673005September 1997Pricer
5675274October 1997Kobayashi et al.
5675588October 1997Maruyama et al.
5692165November 1997Jeddeloh et al.
5694065December 1997Hamasaki et al.
5708611January 1998Iwamoto et al.
5712580January 1998Baumgartner et al.
5712883January 1998Miller et al.
5719508February 1998Daly
5737342April 1998Ziperovich
5740123April 1998Uchida
5751665May 1998Tanoi
5764092June 1998Wada et al.
5767715June 1998Marquis et al.
5768177June 1998Sakuragi
5774699June 1998Nagae
5778214July 1998Taya et al.
5781499July 1998Koshikawa
5784422July 1998Heermann
5789947August 1998Sato
5790612August 1998Chengson et al.
5794020August 1998Tanaka et al.
5805931September 1998Morzano et al.
5812619September 1998Runaldue
5822314October 1998Chater-Lea
5831545November 1998Murray et al.
5831929November 1998Manning
5841707November 1998Cline et al.
5852378December 1998Keeth
5872959February 1999Nguyen et al.
5889829March 1999Chiao et al.
5898242April 1999Peterson
5898674April 1999Mawhinney et al.
5917760June 1999Millar
5920518July 1999Harrison et al.
5926047July 1999Harrison
5926436July 1999Toda et al.
5940608August 1999Manning
5940609August 1999Harrison
5945855August 1999Momtaz
5946244August 1999Manning
5953284September 1999Baker et al.
5953386September 1999Anderson
5964884October 1999Partovi et al.
5990719November 1999Dai et al.
6005694December 1999Liu
6005823December 1999Martin et al.
6011732January 2000Harrison et al.
6014042January 2000Nguyen
6016282January 2000Keeth
6021268February 2000Johnson
6023489February 2000Hatch
6026050February 2000Baker et al.
6026134February 2000Duffy et al.
6029250February 2000Keeth
6038219March 2000Mawhinney et al.
6067592May 2000Farmwald et al.
6072802June 2000Uhm et al.
6087857July 2000Wang
6101152August 2000Farmwald et al.
6101197August 2000Keeth et al.
6105157August 2000Miller
6115318September 2000Keeth
6119242September 2000Harrison
6125157September 2000Donnelly et al.
6147905November 2000Seino
6147916November 2000Ogura
6160423December 2000Haq
6173432January 2001Harrison
6194917February 2001Deng
6253360June 2001Yoshiba
6262921July 2001Manning
6269451July 2001Mullarkey
6285726September 2001Gaudet
6295328September 2001Kim et al.
6298450October 2001Liu et al.
6327196December 2001Mullarkey
6327318December 2001Bhullar et al.
6338127January 2002Manning
6377646April 2002Sha
6378079April 2002Mullarkey
6430696August 2002Keeth
6438043August 2002Gans et al.
6442644August 2002Gustavson et al.
6473871October 2002Coyle et al.
6484244November 2002Manning
6493320December 2002Schober et al.
6499111December 2002Mullarkey
6502212December 2002Coyle et al.
6526111February 2003Prasad
6580531June 2003Swanson et al.
6665222December 2003Wright et al.
6694496February 2004Goslin et al.
6816987November 2004Olson et al.
6910146June 2005Dow
6950956September 2005Zerbe et al.
6980824December 2005Hsu et al.
Foreign Patent Documents
0 171 720Feb., 1986EP
0 295 515Dec., 1988EP
0 406 786Jan., 1991EP
0 450 871Oct., 1991EP
0 476 585Mar., 1992EP
0 655 741May., 1995EP
0 655 834May., 1995EP
0 680 049Nov., 1995EP
0 703 663Mar., 1996EP
0 704 848Apr., 1996EP
0 704 975Apr., 1996EP
0 767 538Apr., 1997EP
0-7319577Dec., 1995JP
2-112317Apr., 1990JP
4-135311May., 1992JP
5-136664Jun., 1993JP
5-282868Oct., 1993JP
6-1237512Oct., 1986JP
WO 94/29871Dec., 1994WO
WO 95/22200Aug., 1995WO
WO 95/22206Aug., 1995WO
WO 96/10866Apr., 1996WO
WO 97/14289Apr., 1997WO
WO 97/42557Nov., 1997WO
Other References
Micro Linear Application Note 6, "Fiber Optics," Aug. 1998, pp. 1-12. cite- d by other .
Park, D. et al., "Fast Acquisition Frequency Synthesizer with the Multiple Phase Detectors", IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, vol. 2, May 1991. pp. 665-668. cited by other .
Alvarez, J. et al. "A Wide-Bandwidth Low Voltage PLL for PowerPC.TM. Microprocessors" IEEE IEICE Trans. Electron., vol. E-78. No. 6, Jun. 1995, pp. 631-639. cited by other .
Anonymous, "400MHz SLDRAM, 4M X 16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22. cited by other .
Anonymous, "Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56. cited by other .
Anonymous, "Programmable Pulse Generator", IBM Technical Disclosure Bulletin, vol. 17, No. 12, May 1975, pp. 3553-3554. cited by other .
Arai, Y. et al., "A Time Digitizer CMOS Gate-Array with a 250 ps Time Resolution", XP 000597207, IEEE Journal of Solid-State Circuits, vol. 31, No. 2, Feb. 1996, pp. 212-220. cited by other .
Anonymous, "Pulse Combining Network", IBM Technical Disclosure Bulletin, vol. 32, No.12, May 1990, pp. 149-151. cited by other .
Anonymous, "Variable Delay Digital Circuit", IBM Technical Disclosure Bulletin, vol. 35, No. 4A, Sep. 1992, pp. 365-366. cited by other .
Arai, Y. et al., "A CMOS Four Channel x 1K Time Memory LSI with 1-ns/b Resolution", IEEE Journal of Solid-State Circuits, vol. 27, No. 3, M, 8107 Mar. 1992, No. 3, New York, US, pp. 359-364 and pp. 528-531. cited by other .
Aviram, A. et al., "Obtaining High Speed Printing on Thermal Sensitive Special Paper with a Resistive Ribbon Print Head", IBM Technical Disclosure Bulletin, vol. 27, No. 5, Oct. 1984, pp. 3059-3060. cited by other .
Bazes, M., "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers", IEEE Journal of Solid-State Circuits, vol. 26, No. 2, Feb. 1991, pp. 165-168. cited by other .
Chapman, J. et al., "A Low-Cost High-Performance CMOS Timing Vernier for ATE", IEEE International Test Conference, Paper 21.2, 1995, pp. 459-468. cited by other .
Cho, J. "Digitally-Controlled PLL with Pulse Width Detection Mechanism for Error Correction", ISSCC 1997, Paper No. SA 20.3, pp. 334-335. cited by other .
Christiansen, J., "An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops", IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 952-957. cited by other .
Combes, M. et al., "A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells", IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 958-965. cited by other .
Donnelly, K. et al., "A 660 MB/s Interface Megacell Portable Circuit in 0.3 .mu.m-0.7 .mu.m CMOS ASIC", IEEE Journal of Solid-State Circuits, vol. 31, No. 12, Dec. 1996, pp. 1995-2001. cited by other .
Goto, J. et al., "A PLL-Based Programmable Clock Generator with 50- to 350-MHz Oscillating Range for Video Signal Processors", IEICE Trans. Electron., vol. E77-C, No. 12, Dec. 1994, pp. 1951-1956. cited by other .
Gustavsion, David B., et al., "IEEE Standard for Scalable Coherent Interface (SCI)," IEEE Computer Society, IEEE Std. 1596-1992, Aug. 2, 1993. cited by other .
Hamamoto, T., "400-MHz Random Column Operating SDRAM Techniques with Self-Skew Compensation", IEEE Journal of Solid-State Circuits, vol. 33, No. 5, May 1998, pp. 770-778. cited by other .
Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6 .mu.m CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. cited by other .
Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2 .mu.m CMOS", ISSCC, Feb. 1990. cited by other .
Kikuchi, S. et al., "A Gate-Array-Based 666MHz VLSI Test System", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. cited by other .
Ko, U. et al., "A 30-ps Jitter, 3.6-.mu.s Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. cited by other .
Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Curcuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. cited by other .
Lesmeister, G., "A Densely Integrated High Performance CMOS Tester", International Test Conference, Paper 16.2, 1991, pp. 426-429. cited by other .
Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, vol. 1, 1993, pp. 625-629. cited by other .
Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732. cited by other .
Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. cited by other .
Nielson, E., "Inverting latches make simple VCO", EDN Jun. 19, 1997. cited by other .
Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and .+-.50 ps Jitter", IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1259-1266. cited by other .
Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1656-1665. cited by other .
Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, vol. 1, Oct. 1995, pp. 289-291. cited by other .
Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. cited by other .
Sidiropoulos, S. et al., "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers", IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 681-690. cited by other .
Sidiropoulos, S. et al., "A CMOS 500 Mbps/pin synchronous point to point link interface", IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1994, pp. 43.44. cited by other .
Sidiropoulos, S. et al., "A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range," IEEE International Solid State Circuits Conference, Feb. 8, 1997, pp. 332-333. cited by other .
Soyuer, M. et al., "A Fully Monolithic 1.25GHz CMOS Frequency Synthesizer", IEEE Symposium on VLSI Circuits Digest of Technical Papers, 1994, pp. 127-128. cited by other .
Taguchi, M. et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture", IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497. cited by other .
Tanoi, S. et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using a Frequency- and Delay-Locked Two-Loop Architecture", 1995 Symposium on VLSI Circuits Digest of Technical Papers, vol. 11, No. 2, pp. 85-86. cited by other .
Tanoi, S. et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture", IEEE IEICE Trans. Electron., vol. E-79-C. No. 7, Jul. 1996, pp. 898-904. cited by other .
von Kaenel, V. et al., "A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation", IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1715-1722. cited by other .
Watson, R. et al., "Clock Buffer Chip with Absolute Delay Regulation Over Process and Environmental Variations", IEEE Custom Integrated Circuits Conference, 1992, pp. 25.2.1-25.2.5. cited by other .
Yoshimura, T. et al., "A 622-Mb/s Bit/Frame Synchronizer for High-Speed Backplane Data Communication", IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 1063-1066. cited by other.~
Primary Examiner: Lamarre; Guy
Assistant Examiner: Alphonse; Fritz
Attorney, Agent or Firm:Dorsey & Whitney LLP
Claims

The invention claimed is:
1. A method of dynamically adjusting operating parameters of a communications link including a transmitter coupled through a data link to a receiver, each of the transmitter and receiver having at least one associated link control parameter that affects its operation, the method comprising: setting each link control parameter to an initial value; transmitting data signals over the data link; receiving the data signals transmitted over the data link; determining whether the received data signals were successfully communicated over the data link; adjusting the values of the link control parameters; repeating the operations of transmitting data signals over the data link to adjusting the values of the link control parameters; determining final values of the link control parameters for the transmitter and receiver from the operations of determining whether the received data signals were successfully communicated over the data link associated with each of the adjusted values of the link control parameters; and setting each of the link control parameters to the determined final value.

2. The method of claim 1 wherein the communications link comprises an optical communications link.

3. The method of claim 2 wherein the adjusted link control parameters include a gain and a pulse shaping parameter associated with the transmitter, and an input threshold parameter associated with the receiver.

4. The method of claim 2 wherein the optical communications link includes a fiber-optic cable.

5. The method of claim 1 wherein the data signals transmitted over the link comprise a pseudo random bit pattern having a known repeating pattern.

6. The method of claim 1 wherein determining whether the received data signals were successfully communicated over the data link comprises comparing the received data signals to expected values for the received data signals.

7. The method of claim 1 wherein adjusting the value of the link control parameters comprises adjusting the value of each parameter over an entire range of values for that parameter.

8. The method of claim 7 wherein determining whether the received data signals were successfully communicated over the data link comprises generating an error signal indicating whether the data signals were successfully captured, each error signal being associated with particular values of the link control parameters.

9. The method of claim 8 wherein determining final values of the link control parameters for the transmitter and receiver comprises selecting a final value for each link control parameter that is in the middle of a passing range of the error signals for this parameter.

10. The method of claim 1 wherein the each link control parameter is assigned a priority, and wherein the order in which final values for the link control parameters is determined by the priorities assigned to the parameters, with link control parameters having higher assigned priorities being determined before link control parameters having lower assigned priorities.

11. The method of claim 10 wherein the link control parameters comprise a gain and a pulse-shaping parameter associated with the transmitter and an input threshold parameter associated with the receiver, and wherein the input threshold parameter is assigned a first priority, the gain is assigned a second priority, and the pulse-shaping parameter a third priority, the first priority being greater than the second priority and the second priority being greater than the third priority.

12. The method of claim 1 further comprising after each of the link control parameters is set to the determined final value, repeating the overall method after a time T to determine new values for the link control parameters.

13. The method of claim 1 further comprising after each of the link control parameters is set to the determined final value, repeating the overall method in response to a system parameter.

14. The method of claim 13 wherein the system parameter comprises a voltage and wherein the method is repeated responsive to the voltage having a value outside a defined range.

15. A system memory, comprising: a data link; a transmitter coupled to the data link and operable to receive data and communicate the data through the data link; a receiver coupled to the data link to receive data from the data link and operable to output the received data; a memory coupled to the receiver in the communications link, the memory operable during a synchronization mode to receive data from the receiver and compare the received data to expected values for the data, the memory generating an error signal responsive to the comparison; and a memory controller coupled to the transmitter and receiver and coupled to the memory, the memory controller operable during the synchronization mode to apply a bit pattern to the transmitter and to apply control signals to adjust the values of the link control parameters of the transmitter and receiver, and the memory controller adjusting the link control parameters to final values using the values of the generated error signals from the memory.

16. The system memory of claim 15 wherein the data link comprises a fiber-optic cable and wherein the transmitter and receiver comprise an optical transmitter and optical receiver, respectively.

17. The system memory of claim 16 wherein the memory controller is configured to adjust a gain and a pulse shaping link control parameter associated with the transmitter, and an input threshold link control parameter associated with the receiver.

18. The system memory of claim 15 wherein the memory comprises a dynamic random access memory.

19. The system memory of claim 18, wherein the memory comprises a memory module including a plurality of dynamic random access memories.

20. The system memory of claim 15 wherein the data communicated over the communications link comprise data, address, and control signals.

21. The system memory of claim 15 wherein the memory controller is electrically coupled to the memory through address and control busses.

22. The system memory of claim 21 wherein the memory controller is electrically coupled to the memory to receive the error signal.

23. The system memory of claim 15 wherein the data link comprises a radio frequency communication link and wherein the transmitter and receiver comprise a radio frequency transmitter and radio frequency receiver, respectively.

24. The system memory of claim 15 wherein the bit pattern applied to the transmitter comprises a pseudo random bit pattern having a known repeating sequence.

25. The system memory of claim 15 wherein the memory controller adjusts the value of the value of each link control parameter over an entire range of values for that parameter.

26. The system memory of claim 15 wherein the memory controller adjusts the final value for each link control parameter to a value that is in the middle of a passing range of the associated error signals for this parameter.

27. The system memory of claim 15 wherein each link control parameter is assigned a priority, and wherein the order in the memory controller adjusts the final values for the link control parameters is determined by the priorities assigned to the parameters, with the link control parameters having higher assigned priorities being determined before link control parameters having lower assigned priorities.

28. The system memory of claim 27 wherein the link control parameters adjusted by the memory controller comprise a gain and a pulse-shaping parameter associated with the transmitter and an input threshold parameter associated with the receiver, and wherein the input threshold parameter is assigned a first priority, the gain is assigned a second priority, and the pulse-shaping parameter a third priority, the first priority being greater than the second priority and the second priority being greater than the third priority.

29. The system memory of claim 15 wherein the memory controller and memory periodically operate in the synchronization mode to adjust the final values of the link control parameters.

30. The system memory of claim 15 wherein the memory controller and memory periodically operate in the synchronization mode responsive to a system parameter to adjust the final values of the link control parameters.

31. The system memory of claim 30 wherein the system parameter comprises a voltage and wherein the memory controller and memory enter the synchronization mode responsive to the voltage having a value outside a defined range.

32. The system memory of claim 15 further comprising a second transmitter coupled to the memory and coupled to the data link, and a second receiver coupled to the memory controller and the data link.

33. A computer system, comprising: a processor having a processor bus; an input device coupled to the processor through the processor bus adapted to allow data to be entered into the computer system; an output device coupled to the processor through the processor bus adapted to allow data to be output from the computer system; and a system memory coupled to the processor bus, the system memory including, a data link; a transmitter coupled to the data link and operable to receive data from the processor over the processor bus and communicate the data through the data link; a receiver coupled to the data link to receive data from the data link and operable to output the received data; a memory coupled to the receiver, the memory operable during a synchronization mode to receive data from the receiver and compare the received data to expected values for the data, the memory generating an error signal responsive to the comparison; and a memory controller coupled to the transmitter, receiver, and the memory, the memory controller operable during the synchronization mode to apply a bit pattern to the transmitter over the processor bus and to develop control signals to adjust the values of the link control parameters of the transmitter and receiver, and the memory controller adjusting the link control parameters to final values using the values of the generated error signals from the memory.

34. The computer system of claim 33 wherein the data link comprises a fiber-optic cable and wherein the transmitter and receiver comprise an optical transmitter and optical receiver, respectively.

35. The computer system of claim 34 wherein the memory controller adjusts a gain and a pulse shaping link control parameter associated with the transmitter, and an input threshold link control parameter associated with the receiver.

36. The computer system of claim 33 wherein the memory comprises a dynamic random access memory.

37. The computer system of claim 36 wherein the memory comprises a memory module including a plurality of dynamic random access memories.

38. The computer system of claim 33 further comprising a second transmitter coupled to the memory and coupled to the data link, and a second receiver coupled to the memory controller and the data link.

39. The computer system of claim 38 wherein the error signal is coupled to the memory controller through the second transmitter, data link, and second receiver.

40. The computer system of claim 33 wherein the memory controller is electrically coupled to the memory through address and control busses.

41. The computer system of claim 40 wherein the memory controller is electrically coupled to the memory to receive the error signal.
Description
TECHNICAL FIELD

The present invention relates generally to data communications systems, and more specifically to synchronizing a data communications system to ensure data signals transferred by the system are successfully transferred.

BACKGROUND OF THE INVENTION

A conventional computer system 100 includes a processor 102 coupled through a system bus 104 to a system memory 106 as illustrated in FIG. 1. The system memory 106 includes a memory controller 108 coupled to the system bus 104 and coupled to three memory modules 110A C though a common data bus DQ, address bus ADDR, and control bus CONT. Each memory module 110A C includes a plurality of individual memory devices 112, one of which is shown on the memory module 110A. Each of the memory devices
112 is typically a dynamic random access memory (DRAM) since DRAMs form the largest portion of system memory 106 because they provide large storage capacity at relatively inexpensive prices. In response to a request from the processor 102, the memory controller 108 initiates a memory operation by providing a memory command in the form of control signals and a memory address (generally in the form of a row address and a column address) on the control bus CONT and address bus ADDR, respectively, to all of the memory modules 110A C. If the memory operation is a write operation, the memory controller 108 will also apply write data to the memory modules 110A C through the data bus DQ. To prevent all of the memory modules 110A C from responding to the memory command, the memory controller 108 also generally applies a unique chip select or similar select signal over the control bus CONT to each of the memory modules 110A C so that only the memory module receiving an active chip select signal responds to the memory command. Each memory module 110A C may receive more than one chip select signal, with each group of memory devices 112 receiving the same chip select signal being designated a "rank" of memory.

Conventional processors 102 generally operate at a relatively high speed compared to the memory modules 110A C. Because access to system memory 106 is a frequent operation of the processor 102, the slower operating speed of the memory 110A C greatly slows the overall operation of the computer system 100, as will be appreciated by those skilled in the art. As a result, much effort has been put into increasing the data transfer rate or bandwidth of the data bus DQ to enable system memory 106
to transfer data more quickly. To increase the bandwidth of the data bus DQ, the width of the data bus has been increased, and new types of DRAM technology having much higher transfer speeds, such as RAMBUS DRAMs ("RDRAMs") and synchronous link DRAMs ("SLDRAMs"), have also been developed. As the operating speed of the data bus DQ increases, however, noise, signal skew, a smaller data eye--which defines the duration for which the data signals are valid--and other factors make it more difficult to reliably transfer data over the data bus.

One approach that has been utilized in transferring data more reliably at high data transfer rates is an adaptive process of adjusting the delay between data signals and a clock signal transmitted along with the data signals. A receiving device captures the data signals in response to the clock signal. The process involves applying the clock signal and a pseudorandom bit pattern having known values on the data bus DQ. The timing relationship or delay between the data signals forming the pseudorandom bit pattern and the clock signal is thereafter adjusted through a series of values, and the bit pattern captured at each value of the delay. Because the pseudorandom bit pattern has known values, the captured data can be compared to the expected values to determine whether the bit pattern was successfully captured at each value of the delay between the bit pattern and the clock signal. The values for the delay between the bit pattern and the clock signal where the bit pattern was unsuccessfully captured are designated failing values, and the values where the bit pattern was successfully captured are designated passing values. The range of the passing values define the data eye of the applied bit pattern, and a final value of the delay between the bit pattern and the clock signal may be selected in the middle of the data eye to optimize the delay for successful capture of the bit pattern. This approach is described in more detail in U.S. Pat. No. 6,338,127 to Manning entitled METHOD AND APPARATUS FOR RESYNCHRONIZING A PLURALITY OF CLOCK SIGNALS USED TO LATCH RESPECTIVE DIGITAL SIGNALS, AND MEMORY DEVICE USING SAME, and in U.S. Pat. No. 6,374,360 to Keeth et al. entitled METHOD AND APPARATUS FOR BIT-TO-BIT TIMING CORRECTION OF A HIGH SPEED MEMORY BUS, both of which are incorporated herein by reference.

In addition to systems communicating via electrical signals, such as the RDRAM and SLDRAM technologies mentioned above, optically-based memory systems including an optical communications link between the memory controller 108 and memory modules
110A-C have also been developed to increase the bandwidth of system memory 106. In such optically-based systems, however, problems of transmitting and receiving optical signals between the memory controller 108 and the memory modules 110A-C result in unacceptably high bit error rates (BER) and continue to hamper the commercialization of such systems, particularly in system memories 106 having parallel, closely-spaced memory modules of the type found in many existing personal computer systems. For example, in an optically-based system the optical transmitter and receiver must be designed to have sufficient dynamic range to accommodate all possible variations in system memory parameters such as the total number of memory modules. Dynamic range defines the required operating range of a parameter of the receiver or transmitter, such as required power of a received optical signal for a receiver, as will be understood by those skilled in the art. Sufficient dynamic range is required to ensure optical signals are reliably transmitted and received, and transmitters and receivers having larger dynamic range are more costly, increasing the overall cost of optically-based memory systems.

There is a need for a system memory that reliably transfers data at a high bandwidth but has a relatively low cost for use in computer systems and other cost-sensitive applications.

SUMMARY OF THE INVENTION

According to one aspect of the present invention, a method dynamically adjusts link control parameters of a communications network. The communications network includes a transmitter coupled through a first data link to a receiver, with the transmitter and receiver each have at least one associated link control parameter that affects the operation of that component. Data signals are transmitted over the first data link and the transmitted data signals are captured. The values of the captured data signals are compared to expected values for those signals, and the values of the link control parameters are adjusted to successfully capture the transmitted digital signals.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a functional block diagram of a portion of a conventional computer system including a system memory having a memory controller coupled through address, control, and data busses to a number of memory modules.

FIG. 2 is a functional block diagram of a portion of a system memory that executes an adaptive synchronization process of an optical communications link according to one embodiment of the present invention.

FIG. 3 is a flow chart illustrating the synchronization process executed by the system memory of FIG. 2 according to one embodiment of the present invention.

FIG. 4 is a functional block diagram of a computer system including the system memory of FIG. 2.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 2 is a functional block diagram of a portion of a system memory 200 including an optical communications link 202 for transferring data between a memory controller 204 and a memory device 206 according to one embodiment of the present invention. The optical communications link 202 includes an optical transmitter 208 that transfers write data from the memory controller 204 through a fiber-optic cable 210 or other suitable optical transmission medium to an optical receiver 212 which, in turn, provides the write data to the memory device 206, as will be described in more detail below. The optical communications link 202 further includes an optical transmitter 214 for transferring read data from the memory device 206 through the fiber-optic cable 210 to an optical receiver 216, which then provides the read data to the memory controller 204. Unlike prior optically-based memory systems, the system memory 200 executes an adaptive synchronization process of adjusting various operating parameters of the optical transmitters 208, 214 and optical receivers 212, 216 to reduce the bit error rate, lower the power consumption, and provide dynamic compensation for temperature and aging affects in the optical communications link, as will be described in more detail below. The system memory 200 executes this adaptive process to optimize the performance of the optical communications link 202 which, in turn, improves overall performance of the system memory by providing reliable high bandwidth data transfer between the memory controller 204 and memory device 206. During the adaptive process executed by the system memory 200, the memory device 206 provides to the memory controller 204 an error signal ES indicating whether particular data signals were successfully transferred over the optical communications link, as will be discussed in more detail below.

In the system memory 200, the optical communications link 202 corresponds to a data bus DQ for transferring data between the memory controller 204 and memory device 206. An address bus ADDR and control bus CONT are electrical busses through which the memory controller 204 applies address and control signals, respectively, to the memory device 206. With other embodiments of the system memory 200, the communications link 202 also includes the address and control busses ADDR, CONT for communicating address and control signals from the memory controller 204 to the memory device 206. Although only the single memory device 206 is depicted in FIG. 2, this is done merely for ease of illustration and description of the system memory 200, and the system memory would normally include one or more memory modules (see FIG. 1) each containing a plurality of memory devices. The memory controller 204 generates a plurality of control signals 218 that are applied to the transmitters 208, 214 and receivers 212, 216 to adjust the link control parameters of these components. In the following description of several embodiments of the present invention, certain details are set forth to provide a sufficient understanding of the invention, but one skilled in the art will appreciate that the invention may be practiced without these particular details. In other instances, the operation of well known components has not been shown or described in detail to avoid unnecessarily obscuring the present invention.

Before describing the overall adaptive synchronization process executed by the system memory 200, the operation of the optical transmitters 208, 214 and optical receivers 212, 216 will be described in more detail. Operation of the optical transmitters 208 and 214 is the same, as is the operation of the optical receivers 212 and 216, and thus, for the sake of brevity, only the operation of the transmitter 208 and receiver 212 will be described in more detail. The optical transmitter 208
receives a bit stream of electrical data signals from the memory controller 204, modulates an optical carrier signal with the received bit stream, and couples the modulated optical carrier into the fiber-optic cable 210. Typically, the optical transmitter 208 includes a light emitting diode (LED) or laser diode for generating the optical carrier signal. The optical transmitter 208 includes several operational parameters whose values are typically defined during design of the system containing the optical transmitter.

One such operational parameter of the optical transmitter 208 is a gain of the transmitter and determines the power of a light corresponding to the optical carrier signal that is coupled into the fiber-optic optic cable 210. The transmitter 208
must provide an optical carrier signal having sufficient power to propagate through the fiber-optic cable 210 and be received by the optical receiver 212. The gain of the optical transmitter 208 ensures the optical carrier signal a sufficient power to compensate for various losses in the communications link 202, such as attenuation in the fiber-optic optic cable 210 and losses resulting from inefficient coupling of the optical transmitter to the fiber-optic cable. Another operational parameter of the optical transmitter 208 is a pulse-shaping parameter that ensures the optical transmitter 208 generates an optical carrier signal having the required shape to allow the carrier signal to be reliably detected and demodulated by the optical receiver 212. When an LED is used as the light generation source in the optical transmitter 208, the pulse-shaping parameter compensates for differing turn ON and OFF times of the LED.

The optical receiver 212 senses or detects the received modulated optical carrier signal propagating through the fiber-optic optic cable 210, converts the modulated optical carrier signal into corresponding electrical signals, and demodulates the signal to obtain the originally transmitted data signals. Typically, the optical receiver 212 includes a photo diode for detecting the received modulated optical carrier signal. One operational parameter associated with the optical receiver 212 is an input threshold level or sensitivity that defines a minimum optical power the receiver can reliably detect at a given data rate in order to achieve a particular bit error rate. The optical receiver 212 may also include a link monitor, which is circuitry indicating when the received modulated optical carrier signal from the fiber-optic cable 210 is less than the required minimum optical power. Suitable circuitry for forming all components 202 216 in the system memory 200 will be understood by those skilled in the art, and thus, for the sake of brevity, such circuitry will not be described or depicted in more detail.

The overall process executed by the system memory 200 in adaptively adjusting the operational parameters of the optical transmitters 208, 214 and optical receivers 212, 216 will now be described in more detail with reference to the flowchart of FIG. 3. In the following description, the operational parameters of the transmitters 208, 214 and receivers 212, 216, may alternately be referred to as link control parameters since the values of these parameters affect or control the overall operation of the optical communications link 202. The process executed by the system memory 200 during write operations in synchronizing the transfer of write data from the memory controller 204 through the optical transmitter 208, cable 210, and optical receiver
212 to the memory device 206 will now be described in more detail with reference to FIG. 3. The process begins in step 300 and proceeds immediately to step 302 in which the memory controller 204 (FIG. 2) initializes the values of the various link control parameters associated with the optical transmitter 208 and optical receiver 212. Once the link control parameters have been initialized, the process goes to step 304 and the memory controller 204 applies synchronization data to the optical transmitter 208 in the form of a pseudorandom bit pattern. Such synchronization data may, for example, be a pseudorandom bit pattern including a known repeating sequence of pseudorandom bits. One suitable pseudorandom bit pattern is the pattern utilized in synchronizing SLDRAM memory devices, as will be understood by those skilled in the art. In response to the applied synchronization data, the optical transmitter 208 modulates the optical carrier signal which, in turn, is propagated through the fiber-optic cable 210 to the optical receiver 212.

From step 304, the process goes to step 306 and the memory device 206 captures the synchronization data transmitted over the optical communications link 202. More specifically, the optical receiver 212 detects, converts, and demodulates the received modulated optical carrier signal to obtain electrical received data signals that ideally should correspond to the originally transmitted synchronization data. The process proceeds to step 308 in which the electrical received data signals from the optical receiver 212 are transferred to the memory device 206 which, in turn, compares the values of the received data signals to expected values for those signals. The synchronization data has known values, and thus the memory device 206 is able to generate the expected values for the received data signals. For example, when the synchronization data is a pseudorandom bit pattern having a known repeating sequence of bits, the memory device 206 can determine expected values for the received data signals.

When the determination in step 308 is negative, meaning the received data signals do not equal the expected values for those signals, the process goes to step 310 and the memory device 206 activates the error signal ES. If the determination in step 308 is positive, which means the received data signals are equal to the expected values for those signals, the process goes to step 312 and the memory device 206 deactivates the error signal ES. From either step 310 or step 312, the process of proceeds to step 314 and the current value of the error signal ES associated with the current values of a link control parameters is stored. Note, the values of the error signal ES can be stored in the memory device 206 and later transferred to the memory controller 204 to these values may be transferred as they are generated. In the embodiment of FIG. 2, the error signal ES is an electrical signal and is applied to the memory controller 204 through a conventional electrical bus and not through the optical communications link 202.

After the value of error signal ES associated with the current link control parameters has been stored in step 314, the process goes to step 316 and the memory controller 204 and determines whether all values of the link control parameters have been tested. This determination indicates whether each link control parameter has been assigned every possible value within a possible range of values for the parameter. When the determination in step 316 is negative, the process goes to step 318 and the memory controller 204 adjusts the values of one or more link control parameters. The process then goes back and repeats steps 304 316 for the new values of the link control parameters established in step 318. In this way, the memory controller 204
repeatedly adjusts the values of link control parameters and thereafter transmits synchronization data to the memory device 206 through the optical communications link 202 which now operates according to the new values for the link control parameters. Each time the values of link control parameters are adjusted, the memory device 206 determines whether the received electrical data signals have their expected values and stores the error signal ES having the appropriate value that is associated with the current link control parameters. An array of error signals ES is thus generated, with the value of each error signal in the array being associated with particular values for the link control parameters.

The process continues executing steps 304 316 until the determination in step 316 is positive, meaning that all link control parameters have assumed all desired values. Thus, when the optical communications link 202 has been tested for all desired values of the link control parameters, the determination in step 316 is positive and the process proceeds to step 319. In step 319, if the memory controller 204 does not already contain the array of error signals ES generated during steps 304
316, the error signals are transferred to the memory controller 204. At this point, the memory controller 204 evaluates the array of error signals ES to determine optimal values for the link control parameters. The process then proceeds to step 320 and the memory controller 204 sets each of the link control parameters for the optical transmitter 208 and optical receiver 212 to the determined optimal value. From step 320, the synchronization process goes to step 322 and terminates, with the link control parameters of the optical transmitter 208 and optical receiver 212 having been set to values to be utilized during normal operation of the system memory 200.

Once the link control parameters of the optical transmitter 208 and optical receiver 212 have been set, the system memory 200 executes substantially the same process just described to adjust the link control parameters of the optical transmitter
214 and optical receiver 216 to optimal values and thereby synchronize the optical communication link 202 for read data transfer operations. Because the process of setting the link control parameters of the optical transmitter 214 and optical receiver
216 is substantially the same as just described and will be understood by those skilled in the art, this process will not, for the sake of brevity, be described in more detail.

The times at which the system memory 200 (FIG. 2) executes the synchronization process may be varied, and may be done, for example, upon initial power up of the system memory, periodically, or may be done in response to some other factor (e.g., voltage drifting outside a particular range). Moreover, the specific synchronization process, including which link control parameters are adjusted and the order in which such parameters are adjusted, may vary, as will be appreciated by those skilled in the art. In one embodiment, the system memory 200 adjusts the gain and pulse-shaping parameters of the optical transmitters 208, 214 and the sensitivity of the optical receivers 212, 216 are adjusted. In this embodiment, the synchronization process may adjust each link control parameter over its entire permissible range and store the associated error signals ES for that parameter. Each link control parameter is then set to a value in the middle of a "passing" range, which corresponds to a group of inactive ES signals for consecutive increments of the associated parameter. An iterative process could then be utilized to optimize all the link control parameters starting from these initial values. Alternatively, a prioritization algorithm can be executed by the system memory 200 in adjusting the link control parameters. For example, all link control parameters could be set to initial nominal values, the sensitivity of the optical receivers 212, 216 adjusted first to achieve low power consumption by the receivers. The gain of the optical transmitters 208, 214 could be adjusted next, with the pulse-shaping parameter adjusted last to effectively obtain vernier improvements of performance given the first two parameters. Another approach would be to try every possible combination of values for the gain, pulse-shaping, and sensitivity parameters, and establish the largest range of passing values for each parameter for all possible values of the other two parameters. This approach may be slow, however, given the potentially large number of combinations to be tried.

Referring back to FIG. 2, the adaptive synchronization process executed by the system memory 200 reduces the bit error rate of the optical communication link 202 by dynamically adjusting the link control parameters of the optical transmitters
208, 214 and optical receivers 212, 216 since a final value for each parameter is dynamically determined and thereafter utilized during normal operation of the system memory. The process also results in lower power consumption by the system memory 200
since the adjustment of the link control parameters optimizes the operation of the link 202 instead of assigning link control parameters of components 208 216 within the link predetermined values that must ensure proper operation for all configurations of the system memory 200. For example, by adaptively adjusting the gain of the optical transmitters 208, 214, the power consumption of the transmitters is decreased since the transmitter need not provide a fixed amount of optical energy to ensure proper operation, unlike in conventional optical communications links where the transmitter supplies a minimum amount of optical power, which may be more power than is needed in some configurations. The dynamic synchronization process of the system memory 200
also adjusts for the affects of temperature, voltage, and aging affects of components 208 216 in the optical communications link 202, which may vary as a function of time.

The process for synchronizing the optical communications link 202 may also be combined with a synchronization process for adjusting the delay between the electronic data signals and a clock signals transmitted along with those electronic data signals. Such a synchronization process for electrical data signals and a clock signal was previously discussed with reference to the conventional system memory 106 of FIG. 1. In the system memory 200 of FIG. 2, the transfer of the electrical data signals between the memory controller 204 and the transmitter 208 and receiver 216 would typically be done responsive to an accompanying clock signal, as would the transfer of electrical data signals between the receiver 212 and transmitter 214 and the memory device 206. Thus, the synchronization process for the link control parameters may be combined with this other synchronization process to further improve reliability of the system memory 200. For example, the link control parameters of the transmitters 208, 214, and receivers 212, 216 may first be set according the above process. The values of the link control parameters may affect the delays introduced by the transmitters 208, 214, and receivers 212, 216. Thus, after the link control parameters are set, the transfer of data signals and clock signal can be synchronized for the transfer of data between the memory controller 204 and the transmitter 208, receiver 216 and for the transfer of electrical data signals between the receiver
212, transmitter 214 and the memory device 206.

FIG. 4 is a functional block diagram of a computer system 400 including the system memory 200 of FIG. 2. The computer system 400 includes computer circuitry 402 for performing various computing functions, such as executing specific software to perform specific calculations or tasks. In addition, the computer system 400 includes one or more input devices 404, such as a keyboard or a mouse, coupled to the computer circuitry 402 to allow an operator to interface with the computer system. Typically, the computer system 400 also includes one or more output devices 406 coupled to the computer circuitry 402, such output devices typically being a printer or a video terminal. One or more data storage devices 408 are also typically coupled to the computer circuitry 402 to store data or retrieve data from external storage media (not shown). Examples of typical storage devices 408 include hard and floppy disks, tape cassettes, and compact disk read only memories (CD-ROMs). The computer circuitry 402 is typically coupled to the system memory 200 through a conventional electronic control, data, and address busses to provide for writing data to and reading data from the system memory.

As previously mentioned, the optical communications link 202 could include other suitable transmission media in place of the fiber-optic cable 210 such as free space. Moreover, although the system memory 200 is described and depicted as including the optical communications link 202, other high speed communications links such as a radio frequency or microwave link could be utilized in place of the optical communications link. The concepts described above are equally applicable for adaptively adjusting the operational parameters of such a radio frequency, microwave, or other high speed communications link, as will be appreciated by those skilled in the art. Even though various embodiments and advantages of the present invention have been set forth in the foregoing description, the above disclosure is illustrative only, and one skilled in the art will understand various equivalents and modifications of the described components and concepts that may be made in detail and yet remain within the broad principles of the invention. For example, some of the components described above may be implemented using either digital or analog circuitry, or a combination of both, and also, where appropriate, may be realized through software executing on suitable processing circuitry. Therefore, the present invention is to be limited only by the appended claims.

* * * * *
 
Copyright 2006-2008 Patent Looker, LLC