|
| | |
|
Your search returned 853 patents.
( 716/8 in Current US Classification ) |
|
|
| 1 2 3 4 5 6 7 8 9 |
| Patent ID | Title | Date Filed |
| 7093220 | Method for generating constrained component placement for integrated circuits and packages
| September 29, 2003 |
| 7093217 | Method and apparatus for determining the optimal fanout across a logic element
| November 3, 2003 |
| 7093215 | Semiconductor circuit device and circuit simulation method for the same
| January 7, 2004 |
| 7089523 | Method and apparatus for using connection graphs with potential diagonal edges to model interconnect topologies during placement
| December 13, 2000 |
| 7089521 | Method for legalizing the placement of cells in an integrated circuit layout
| January 27, 2004 |
| 7089519 | Method and system for performing placement on non Manhattan semiconductor integrated circuits
| December 31, 2002 |
| 1 2 3 4 5 6 7 8 9 |
|
|
|
|
|
|
|
|
|
|
|