| 1 2 3 |
| Patent ID | Title | Date Filed |
| 6871313 | Method for encoding a user identifier in a communication system
| April 5, 2002 |
| 6868517 | Method and apparatus for checking read errors with two cyclic redundancy check stages
| April 8, 2002 |
| 6851086 | Transmitter, receiver, and coding scheme to increase data rate and decrease bit error rate of an optical data link
| March 30, 2001 |
| 6848072 | Network processor having cyclic redundancy check implemented in hardware
| September 7, 2001 |
| 6836869 | Combined cyclic redundancy check (CRC) and Reed-Solomon (RS) error checking unit
| February 1, 2002 |
| 6832042 | Encoding and decoding system in an optical disk storage device
| November 15, 2000 |
| 6820232 | Device and method for detecting errors in CRC code having reverse ordered parity bits
| July 17, 2001 |
| 6820231 | Communication system, and method of transmitting data therein
| May 30, 2001 |
| 6810501 | Single cycle cyclic redundancy checker/generator
| January 3, 2001 |
| 6802040 | Error correction device
| November 17, 2000 |
| 6795946 | Fast frame error checker for multiple byte digital data frames
| May 5, 2000 |
| 6792569 | Root solver and associated method for solving finite field polynomial equations
| April 24, 2001 |
| 6775804 | Determining integrity of a packet
| November 28, 2000 |
| 6766489 | Device and method of adapting turbocoders and the associated decoders to sequences of variable length
| November 8, 1999 |
| 6766337 | Apparatus and method for generating spreading code in CDMA communication system
| April 21, 2000 |
| 6763495 | CRC code calculation circuit and CRC code calculation method
| March 23, 2001 |
| 6760883 | Generating log-likelihood values in a maximum a posteriori processor
| September 13, 2001 |
| 6751770 | Decoder for iterative decoding of binary cyclic codes
| October 10, 2001 |
| 6742158 | Low complexity convolutional decoder
| May 30, 2001 |
| 6735737 | Error correction structures and methods
| February 20, 2001 |
| 6732317 | Apparatus and method for applying multiple CRC generators to CRC calculation
| October 23, 2000 |
| 6725415 | Arithmetic unit performing cyclic redundancy check at high speed
| January 26, 2001 |
| 6721919 | Shared encoder used in error correction having multiple encoders of different maximum error correction capabilities
| April 6, 2000 |
| 6701478 | System and method to generate a CRC (cyclic redundancy check) value using a plurality of CRC generators operating in parallel
| December 22, 2000 |
| 6694476 | Reed-solomon encoder and decoder
| June 2, 2000 |
| 6687872 | Methods and systems of using result buffers in parity operations
| March 14, 2001 |
| 6678861 | FIFO with CRC in a PLD
| August 21, 2000 |
| 6671850 | On-the-fly algebraic error correction system and method for reducing error location search
| May 1, 2000 |
| 6662336 | Error correction method and apparatus
| March 15, 2000 |
| 6654701 | Method and apparatus for measuring protocol performance in a data communication network
| August 30, 2001 |
| 6651213 | Programmable multi-level track layout method and system for optimizing ECC redundancy in data storage devices
| March 19, 2001 |
| 6638318 | Method and device for coding sequences of data, and associated decoding method and device
| November 5, 1999 |
| 6637002 | Decoder for error correcting block codes
| October 21, 1998 |
| 6625775 | Encoder/decoder with serial concatenated structure in communication system
| December 10, 1999 |
| 6622279 | Computer for data processing and method for data processing using a computer
| August 7, 2000 |
| 6609225 | Method and apparatus for generating and checking cyclic redundancy code (CRC) values using a multi-byte CRC generator on a variable number of bytes
| December 21, 2000 |
| 6598203 | Parallel punctured convolutional encoder
| June 28, 2000 |
| 1 2 3 |