| 1 2 |
| Patent ID | Title | Date Filed |
| 6247117 | Apparatus and method for using checking instructions in a floating-point execution unit
| March 8, 1999 |
| 6243805 | Programming paradigm and microprocessor architecture for exact branch targeting
| August 11, 1998 |
| 6219784 | Processor with N adders for parallel target addresses calculation
| November 16, 1998 |
| 6195740 | Constant reconstructing processor that execute an instruction using an operand divided between instructions
| July 29, 1998 |
| 6192461 | Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle
| January 30, 1998 |
| 6185668 | Method and apparatus for speculative execution of instructions
| December 21, 1995 |
| 6182210 | Processor having multiple program counters and trace buffers outside an execution pipeline
| December 16, 1997 |
| 6167510 | Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache
| April 23, 1998 |
| 6167506 | Replacing displacement in control transfer instruction with encoding indicative of target address, including offset and target cache line location
| April 23, 1998 |
| 6161174 | Pipelined central processor incorporating indicator busy sensing and responsive pipeline timing modification
| November 5, 1998 |
| 6131154 | Microcomputer having variable bit width area for displacement
| July 23, 1997 |
| 6119220 | Method of and apparatus for supplying multiple instruction strings whose addresses are discontinued by branch instructions
| January 29, 1998 |
| 6112300 | Method and apparatus for performing multi-way branching using a hardware relational table
| June 3, 1998 |
| 6112296 | Floating point stack manipulation using a register map and speculative top of stack values
| December 18, 1997 |
| 6092188 | Processor and instruction set with predict instructions
| July 7, 1999 |
| 6092186 | Apparatus and method for aborting un-needed instruction fetches in a digital microprocessor device
| May 7, 1996 |
| 6067616 | Branch prediction device with two levels of branch prediction cache
| April 26, 1996 |
| 6065115 | Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
| April 10, 1998 |
| 6055628 | Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks
| January 23, 1998 |
| 6052776 | Branch operation system where instructions are queued until preparations is ascertained to be completed and branch distance is considered as an execution condition
| October 16, 1997 |
| 6038658 | Methods and apparatus to minimize the number of stall latches in a pipeline
| November 3, 1997 |
| 6035392 | Computer with optimizing hardware for conditional hedge fetching into cache storage
| February 20, 1998 |
| 6035391 | Floating point operation system which determines an exchange instruction and updates a reference table which maps logical registers to physical registers
| February 23, 1999 |
| 6026488 | Method for conditional hedge fetching into cache storage
| February 20, 1998 |
| 6026477 | Branch recovery mechanism to reduce processor front end stall time by providing path information for both correct and incorrect instructions mixed in the instruction pool
| December 31, 1997 |
| 6021489 | Apparatus and method for sharing a branch prediction unit in a microprocessor implementing a two instruction set architecture
| June 30, 1997 |
| 6021487 | Method and apparatus for providing a signed integer divide by a power of two
| December 16, 1996 |
| 6018798 | Floating point unit using a central window for storing instructions capable of executing multiple instructions in a single clock cycle
| December 18, 1997 |
| 5991872 | Processor
| October 9, 1997 |
| 5974240 | Method and system for buffering condition code data in a data processing system having out-of-order and speculative instruction execution
| June 7, 1995 |
| 5961637 | Split branch system utilizing separate set branch, condition and branch instructions and including dual instruction fetchers
| June 21, 1995 |
| 5961632 | Microprocessor with circuits, systems, and methods for selecting alternative pipeline instruction paths based on instruction leading codes
| July 25, 1997 |
| 5928357 | Circuitry and method for performing branching without pipeline delay
| June 19, 1997 |
| 5926645 | Method and system for enabling multiple store instruction completions in a processing system
| July 22, 1997 |
| 5918044 | Apparatus and method for instruction fetching using a multi-port instruction cache directory
| October 31, 1996 |
| 5889966 | Data processor having bus controller for controlling a plurality of buses independently of each other
| July 12, 1996 |
| 5850543 | Microprocessor with speculative instruction pipelining storing a speculative register value within branch target buffer for use in speculatively executing instructions after a return
| October 30, 1996 |
| 5850542 | Microprocessor instruction hedge-fetching in a multiprediction branch environment
| September 15, 1995 |
| 5838940 | Method and apparatus for rotating active instructions in a parallel data processor
| September 8, 1997 |
| 5822574 | Functional unit with a pointer for mispredicted resolution, and a superscalar microprocessor employing the same
| March 17, 1997 |
| 1 2 |