| 1 2 3 |
| Patent ID | Title | Date Filed |
| 6845442 | System and method of using speculative operand sources in order to speculatively bypass load-store operations
| April 30, 2002 |
| 6842847 | Method, apparatus and system for acquiring a plurality of global promotion facilities through execution of an instruction
| October 10, 2002 |
| 6832309 | Generation of modified commands repeatedly from feedback or base command
| February 13, 2001 |
| 6832308 | Apparatus and method for instruction fetch unit
| February 15, 2000 |
| 6823444 | Apparatus and method for selectively accessing disparate instruction buffer stages based on branch target address cache hit and instruction stage wrap
| July 3, 2001 |
| 6813704 | Changing instruction order by reassigning only tags in order tag field in instruction queue
| December 20, 2001 |
| 6807623 | Data processing control system, controller, data processing control method, program, and medium
| July 26, 2001 |
| 6804769 | Unified buffer for tracking disparate long-latency operations in a microprocessor
| February 18, 2000 |
| 6782468 | Shared memory type vector processing system, including a bus for transferring a vector processing instruction, and control method thereof
| December 13, 1999 |
| 6769057 | System and method for determining operand access to data
| January 22, 2001 |
| 6760836 | Apparatus for issuing an instruction to a suitable issue destination
| March 5, 2001 |
| 6754806 | Mapping circuitry and method comprising first and second candidate output value producing units, an in-range value determining unit, and an output value selection unit
| February 16, 2001 |
| 6748518 | Multi-level multiprocessor speculation mechanism
| June 6, 2000 |
| 6748442 | Method and apparatus for using a control signal on a packet based communication link
| January 3, 2000 |
| 6738896 | Method and apparatus for determining availability of a queue which allows random insertion
| January 31, 2000 |
| 6725357 | Making available instructions in double slot FIFO queue coupled to execution units to third execution unit at substantially the same time
| May 2, 2000 |
| 6721873 | Method and apparatus for improving dispersal performance in a processor through the use of no-op ports
| December 29, 2000 |
| 6691172 | Communication system for defining a variable group of processors for receiving a transmitted communication
| December 15, 1998 |
| 6671797 | Microprocessor with expand instruction for forming a mask from one bit
| October 31, 2000 |
| 6654876 | System for rejecting and reissuing instructions after a variable delay time period
| November 4, 1999 |
| 6625722 | Processor controller for accelerating instruction issuing rate
| November 16, 1999 |
| 6622237 | Store to load forward predictor training using delta tag
| January 3, 2000 |
| 6622235 | Scheduler which retries load/store hit situations
| January 3, 2000 |
| 6609190 | Microprocessor with primary and secondary issue queue
| January 6, 2000 |
| 6606703 | Processor using less hardware and instruction conversion apparatus reducing the number of types of instructions
| January 8, 2001 |
| 6594753 | Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units
| March 6, 2000 |
| 6564315 | Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction
| January 3, 2000 |
| 6560695 | Dynamic pipe staging adder
| November 16, 1995 |
| 6553482 | Universal dependency vector/queue entry
| November 27, 2000 |
| 6542984 | Scheduler capable of issuing and reissuing dependency chains
| January 3, 2000 |
| 6542983 | Microcomputer/floating point processor interface and method
| October 1, 1999 |
| 6539469 | Rotator circular buffer with entries to store divided bundles of instructions from each cache line for optimized instruction supply
| October 12, 1999 |
| 6496924 | Data processing apparatus including a plurality of pipeline processing mechanisms in which memory access instructions are carried out in a memory access pipeline
| January 13, 1999 |
| 6487715 | Dynamic code motion optimization and path tracing
| April 16, 1999 |
| 6473869 | Fault resilient/fault tolerant computing
| August 10, 2001 |
| 6460133 | Queue resource tracking in a multiprocessor system
| May 20, 1999 |
| 6456891 | System and method for transparent handling of extended register states
| October 27, 1999 |
| 6453412 | Method and apparatus for reissuing paired MMX instructions singly during exception handling
| July 20, 1999 |
| 6418527 | Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods
| October 13, 1998 |
| 6412066 | Microprocessor employing branch instruction to set compression mode
| April 5, 2001 |
| 6393551 | Reducing instruction transactions in a microprocessor
| May 26, 1999 |
| 6393550 | Method and apparatus for pipeline streamlining where resources are immediate or certainly retired
| September 19, 1995 |
| 6381689 | Line-oriented reorder buffer configured to selectively store a memory operation result in one of the plurality of reorder buffer storage locations corresponding to the executed instruction
| March 13, 2001 |
| 6378061 | Apparatus for issuing instructions and reissuing a previous instructions by recirculating using the delay circuit
| November 12, 1993 |
| 6367002 | Apparatus and method for fetching instructions for a program-controlled unit
| February 12, 1999 |
| 6360316 | Method for fast detection of mutually exclusive predicated instructions
| June 16, 1999 |
| 6353880 | Four stage pipeline processing for a microcontroller
| July 22, 1998 |
| 6338133 | Measured, allocation of speculative branch instructions to processor execution units
| March 12, 1999 |
| 6334182 | Scheduling operations using a dependency matrix
| August 18, 1998 |
| 6332187 | Cumulative lookahead to eliminate chained dependencies
| March 8, 2001 |
| 6311266 | Instruction look-ahead system and hardware
| December 23, 1998 |
| 6308262 | System and method for efficient processing of instructions using control unit to select operations
| September 30, 1998 |
| 6308259 | Instruction queue evaluating dependency vector in portions during different clock phases
| July 25, 2000 |
| 6304953 | Computer processor with instruction-specific schedulers
| July 31, 1998 |
| 1 2 3 |