| 1 2 3 |
| Patent ID | Title | Date Filed |
| 6173389 | Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
| December 4, 1998 |
| 6161166 | Instruction cache for multithreaded processor
| March 10, 1999 |
| 6134651 | Reorder buffer employed in a microprocessor to store instruction results having a plurality of entries predetermined to correspond to a plurality of functional units
| December 10, 1999 |
| 6134650 | Apparatus and method for predicting a first scanned instruction as microcode instruction prior to scanning predecode data
| December 12, 1997 |
| 6131158 | Data processing system capable of executing groups of instructions, including at least one arithmetic instruction, in parallel
| December 4, 1996 |
| 6131154 | Microcomputer having variable bit width area for displacement
| July 23, 1997 |
| 6128726 | Accurate high speed digital signal processor
| June 4, 1996 |
| 6115807 | Static instruction decoder utilizing a circular queue to decode instructions and select instructions to be issued
| December 19, 1997 |
| 6115806 | Data processor having an instruction decoder and a plurality of executing units for performing a plurality of operations in parallel
| April 8, 1998 |
| 6105127 | Multithreaded processor for processing multiple instruction streams independently of each other by flexibly controlling throughput in each instruction stream
| August 27, 1997 |
| 6105125 | High speed, scalable microcode based instruction decoder for processors using split microROM access, dynamic generic microinstructions, and microcode with predecoded instruction information
| November 12, 1997 |
| 6101598 | Methods for debugging a multiprocessor system
| November 14, 1997 |
| 6101592 | Methods and apparatus for scalable instruction set architecture with dynamic compact instructions
| December 18, 1998 |
| 6085311 | Instruction alignment unit employing dual instruction queues for high frequency instruction dispatch
| May 18, 1999 |
| 6085306 | Processor for executing highly efficient VLIW
| June 12, 1998 |
| 6079010 | Multiple machine view execution in a computer system
| March 31, 1998 |
| 6058471 | Data processing system capable of executing groups of instructions in parallel
| December 4, 1996 |
| 6047371 | Signal processor for performing conditional operation
| August 11, 1997 |
| 6044456 | Electronic system and method for maintaining synchronization of multiple front-end pipelines
| January 5, 1998 |
| 6041403 | Method and apparatus for generating a microinstruction responsive to the specification of an operand, in addition to a microinstruction based on the opcode, of a macroinstruction
| September 27, 1996 |
| 6038654 | High performance, superscalar-based computer system with out-of-order instruction execution
| June 23, 1999 |
| 6032252 | Apparatus and method for efficient loop control in a superscalar microprocessor
| October 28, 1997 |
| 6003124 | Electronic circuit and method for time saving use of a coprocessor
| May 8, 1995 |
| 5978899 | Apparatus and method for parallel processing and self-timed serial marking of variable length instructions
| December 23, 1997 |
| 5968163 | Microcode scan unit for scanning microcode instructions using predecode data
| March 10, 1997 |
| 5968162 | Microprocessor configured to route instructions of a second instruction set to a second execute unit in response to an escape instruction
| April 2, 1996 |
| 5961632 | Microprocessor with circuits, systems, and methods for selecting alternative pipeline instruction paths based on instruction leading codes
| July 25, 1997 |
| 5948096 | Apparatus and method for self-timed marking of variable length instructions having length-affecting prefix bytes
| December 23, 1997 |
| 5941980 | Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system
| February 27, 1997 |
| 5933618 | Speculative register storage for storing speculative results corresponding to register updated by a plurality of concurrently recorded instruction
| October 30, 1995 |
| 5931944 | Branch instruction handling in a self-timed marking system
| December 23, 1997 |
| 5931941 | Interface for a modularized computational unit to a CPU
| April 28, 1995 |
| 5930520 | Pipelining device in a parallel processing apparatus and an instruction supplying method therefor
| February 13, 1997 |
| 5930490 | Microprocessor configured to switch instruction sets upon detection of a plurality of consecutive instructions
| January 2, 1996 |
| 1 2 3 |