|
| | |
|
Your search returned 415 patents.
( 710/58 in Current US Classification ) |
|
|
| 1 2 3 4 5 |
| Patent ID | Title | Date Filed |
| 6839779 | Counting a number of occurrences of a first RTS (ready to send) and a first RTR (ready to receive) signals for limiting a data transfer bandwidth through handshake suppression
| March 18, 2004 |
| 6839285 | Page by page programmable flash memory
| December 14, 2000 |
| 6832268 | Mechanism to guarantee forward progress for incoming coherent input/output (I/O) transactions for caching I/O agent on address conflict with processor transactions
| December 19, 2002 |
| 6826630 | Prioritizing commands in a data storage device
| April 12, 2002 |
| 6822968 | Method and apparatus for accounting for delays caused by logic in a network interface by integrating logic into a media access controller
| March 28, 2000 |
| 6813664 | System transmitting data in equidistance cycles using successive synchronization signals for detecting and signaling access violations
| January 31, 2003 |
| 6804735 | Response and data phases in a highly pipelined bus architecture
| February 14, 2001 |
| 6804732 | Port sampling circuit apparatus incorporated in a microcomputer
| March 28, 2003 |
| 6804728 | I/O control device and I/O control method
| September 9, 2002 |
| 6799233 | Generalized I2C slave transmitter/receiver state machine
| June 29, 2001 |
| 6795873 | Method and apparatus for a scheduling driver to implement a protocol utilizing time estimates for use with a device that does not generate interrupts
| June 30, 2000 |
| 6795870 | Method and system for network processor scheduler
| April 13, 2000 |
| 6789132 | Modular disc drive architecture
| January 31, 2001 |
| 6775724 | Method and apparatus for synchronization control for various frequencies
| February 28, 2001 |
| 6775718 | DMA control system enabling flyby transfer to synchronous memory
| August 22, 2001 |
| 6775716 | High-performance DMA controller
| May 18, 2001 |
| 6772244 | Queuing delay limiter
| May 6, 2002 |
| 6766396 | PC16550D UART line status register data ready bit filter and latch
| June 7, 2001 |
| 6766388 | Method for determining a host data transfer goal in a hard disk drive system
| July 27, 2001 |
| 6763439 | Disk throttling and priority queuing for streaming I/O
| May 1, 2000 |
| 6760798 | Interface mechanism and method for interfacing a real-time clock with a data processing circuit
| July 13, 2000 |
| 1 2 3 4 5 |
|
|
|
|
|
|
|
|
|
|
|