| 1 2 3 |
| Patent ID | Title | Date Filed |
| 6442092 | Interface circuit and method for writing data into a non-volatile memory, and scan register
| September 17, 2001 |
| 6438054 | Semiconductor integrated circuit
| December 28, 2001 |
| 6421291 | Semiconductor memory device having high data input/output frequency and capable of efficiently testing circuit associated with data input/output
| February 22, 2000 |
| 6414893 | Nonvolatile semiconductor memory device and method of using the same
| August 19, 1998 |
| 6411128 | Logical circuit for serializing and outputting a plurality of signal bits simultaneously read from a memory cell array or the like
| December 7, 2000 |
| 6400617 | Semiconductor memory circuit having selective redundant memory cells
| August 27, 1999 |
| 6400614 | Transmission device and integrated circuit
| July 11, 2001 |
| 6392946 | SDR and QDR converter and interface card, motherboard and memory module interface using the same
| August 14, 2001 |
| 6343041 | Semiconductor integrated circuit
| August 10, 2000 |
| 6337826 | Clock synchronization semiconductor memory device sequentially outputting data bit by bit
| March 16, 2000 |
| 6331960 | Nonvolatile semiconductor memory device and method for using the same
| August 21, 2000 |
| 6331958 | Semiconductor memory device having data parallel/serial conversion function and capable of efficiently performing operational test
| November 30, 2000 |
| 6327206 | Semiconductor memory device including serial/parallel conversion circuit
| March 23, 2001 |
| 6327205 | Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
| May 24, 2000 |
| 6301182 | Semiconductor memory device
| March 22, 2000 |
| 6191991 | Data rate converter
| March 28, 2000 |
| 6175518 | Remote register hierarchy accessible using a serial data line
| March 30, 1999 |
| 6172927 | First-in, first-out integrated circuit memory device incorporating a retransmit function
| March 24, 2000 |
| 6166979 | Nonvolatile semiconductor memory device and method for using the same
| April 27, 1999 |
| 6130850 | Semiconductor storage device with serial-parallel conversion function
| May 14, 1999 |
| 6122208 | Circuit and method for column redundancy for high bandwidth memories
| September 17, 1999 |
| 6072741 | First-in, first-out integrated circuit memory device incorporating a retransmit function
| March 11, 1999 |
| 6069514 | Using asynchronous FIFO control rings for synchronous systems
| April 23, 1998 |
| 6044431 | Data buffer using dummy data
| April 9, 1997 |
| 6021077 | Semiconductor memory device controlled in synchronous with external clock
| July 21, 1997 |
| 5999458 | Latch circuit, data output circuit and semiconductor device having the circuits
| June 19, 1998 |
| 5982359 | Memory device for storing 9-bit video data formed of 8-bit video and 1-bit color frame information, the latter being converted to 8-bit data
| January 20, 1998 |
| 5953278 | Data sequencing and registering in a four bit pre-fetch SDRAM
| July 11, 1997 |
| 5933374 | Memory with reduced wire connections
| June 15, 1998 |
| 5930176 | Multiple word width memory array clocking scheme
| January 26, 1998 |
| 5923895 | Method and arrangement to effectively retrieve residual data from a buffer
| November 15, 1996 |
| 5901100 | First-in, first-out integrated circuit memory device utilizing a dynamic random access memory array for data storage implemented in conjunction with an associated static random access memory cache
| April 1, 1997 |
| 5862092 | Read bitline writer for fallthru in fifos
| May 7, 1997 |
| 5854767 | Semiconductor memory device having a plurality of blocks each including a parallel/serial conversion circuit
| October 26, 1995 |
| 5835936 | Single-chip flash-memory device using serial command, address, and data communcations
| November 15, 1995 |
| 5828618 | Line memory
| July 17, 1997 |
| 5796660 | Memory device and serial-parallel data transform circuit
| March 11, 1997 |
| 5768196 | Shift-register based row select circuit with redundancy for a FIFO memory
| March 1, 1996 |
| 5764590 | Synchronous semiconductor memory device which allows switching of bit configuration
| October 22, 1996 |
| 5754481 | Clock synchronous type DRAM with latch
| May 16, 1997 |
| 5715205 | Memory with a selectable data width and reduced decoding logic
| March 29, 1996 |
| 5712820 | Multiple word width memory array clocking scheme
| November 17, 1995 |
| 5678058 | Vector processor
| October 21, 1996 |
| 5659507 | Clock synchronous type DRAM with data latch
| November 25, 1996 |
| 5657289 | Expandable data width SAM for a multiport RAM
| August 30, 1995 |
| 5646906 | Method & Apparatus for real-time processing of moving picture signals using flash memories
| March 7, 1996 |
| 5644537 | Memory device and serial-parallel data transform circuit
| July 22, 1996 |
| 5621337 | Iterative logic circuit
| August 30, 1995 |
| 5617367 | Controlling synchronous serial access to a multiport memory
| June 7, 1995 |
| 5598554 | Multiport series memory component
| June 6, 1995 |
| 5579278 | Multiport memory with pipelined serial input
| July 18, 1995 |
| 5579275 | Video memory system
| December 12, 1994 |
| 5568428 | Memory device and serial-parallel data transform circuit
| November 29, 1994 |
| 5566371 | Semiconductor memory device capable of data transfer between memory arrays coupled to different data pins and operating method thereof
| July 29, 1994 |
| 5543791 | Non-volatile parallel-to-serial converter system utilizing thin-film floating-gate, amorphous transistors
| June 16, 1994 |
| 5526301 | High-speed analog acquisition including signal processing
| January 13, 1995 |
| 5524098 | Controlling synchronous serial access to a multiport memory
| August 3, 1995 |
| 5521876 | FIFO memory device capable of writing contiguous data into rows
| February 21, 1995 |
| 5515330 | FIFO memory device capable of writing contiguous data into rows
| February 21, 1995 |
| 1 2 3 |